Abstract-This brief presents a high-density, low-noise analog front-end (AFE) for capacitively coupled neural recording applications. Conventional capacitively coupled AFEs, when chopperstabilized, require large coupling capacitors or servo loops to minimize 1/f 2 input-referred noise and chopper-induced offsets, limiting channel density. In this brief, a current-mode capacitively coupled chopper instrumentation amplifier with embedded deltasigma analog-to-digital converter (ADC) is presented that enables an area-efficient low-noise design via chopper-stabilized currentmode amplification. In this design, 60 channels are implemented in a 2 × 2 mm 2 180-nm CMOS chip, and each channel consumes 4 µW, achieves an input referred noise of 160 nV/ √ Hz, and an ADC effective number of bits of 8.5 bits.
I. INTRODUCTION

M
ODERN neural recording devices strive to increase channel density in order to simultaneous track the activities of large populations of neurons. Most current approaches tend to separate electrodes from electronic front-ends [1] , which require complex packaging and limit achievable global electrode density across the entire brain, as area occupied by electronics is area that cannot be occupied by more electrodes. To maximize global electrode density, an alternative approach involves integrating electrodes directly on top of small modular CMOS chips by coating the chip and top-metal electrodes with a biocompatible encapsulant [2] , [3] . Placing analog front-ends (AFEs) directly underneath these capacitive electrodes [3] can then offer high global electrode density along with natural DC offset rejection. However, capacitive electrodes, when used in conjunction with conventional chopping circuits for area-efficient flicker-noise reduction, suffer from a parasitic switched-capacitor resistance at the amplifier input that presents two important area-reduction challenges: 1) the parasitic resistance introduces offsets that must be canceled through a servo loop with large passives; and 2) noise of the parasitic resistance, when input-referred, results in a 1/f 2 shape, which requires large coupling capacitors or an unattainably large parasitic resistance to minimize its effect [4] .
To minimize area and noise in a capacitively-coupled AFE, this brief presents an architecture that uses both input coupling capacitors and chopper-stabilization without large input-referred chopper-induced noise or servo loops. This is achieved by placing the chopper after the coupling capacitor but outside of the feedback loop of the first amplifier, resulting in current mode amplification. The proposed currentmode capacitively coupled chopper instrumentation amplifier (C 4 IA) is then converted back to voltage mode signals via a capacitive integrator, and digitized with an area-efficient deltasigma analog-to-digital converter (ADC) for a complete AFE that can be both small and offer low-noise/power. This brief describes the AFE design, and presents measurement results from a 60-channel chip.
II. CURRENT-MODE CAPACITIVELY COUPLED CHOPPER
INSTRUMENTATION AMPLIFIER (C 4 IA)
A. Conventional Capacitively-Coupled AFEs
The most common instrumentation amplifier for neural recording is based on the capacitive feedback topology illustrated in Fig. 1(a) [5] . Since local field potential (LFP) neural signals have significant low-frequency content, conventional capacitive feedback AFEs use large input devices to minimize flicker noise at the cost of channel density.
Chopper-stabilization is a popular technique to reduce input device sizes [6] , [7] . In AC-coupled AFEs, choppers can be placed in one of two locations: before or after the input coupling capacitors, C in . Chopping before C in (Fig. 1(b) ) is not generally appropriate for capacitive electrodes, as explicit coupling capacitors are then needed (instead of incorporating into the electrodes themselves). Instead, most AC-coupled chopper-stabilized AFEs place the choppers after C in as shown in Fig. 1(c) [4] . However, the choppers together with the parasitic gate capacitance of the amplifier form a relatively low-impedance parasitic switched-capacitor resistance that, when reflected across C in to the input, presents significant 1/f 2 noise. In addition, the parasitic resistance introduces DCoffsets, which must be stabilized within a servo-loop that typically requires large filtering capacitance. All of these issues serve to limit channel density. 
B. Current-Mode Capacitively Coupled Chopper Instrumentation Amplifier (C 4 IA): Design Details & Analysis
Design Details: To enable chopping in an AC-coupled architecture, in the proposed design the choppers are placed after the input coupling capacitors, but outside of the feedback loop of the amplifier, as shown in Fig. 2 . Specifically, the neural signal passes through coupling capacitors, C in , which due to the virtual ground of amplifier A 1 , effectively converts to a current signal and passes through feedback capacitors, C a , though not before being up-converted to frequency f ch by chopper CP1. After passing through C a , the signal is converted back to a voltage, and then passed through another set of coupling capacitors, C x , which, due to the virtual ground of amplifier A 2 , converts the signal back to a current, though not before being chopped back down to baseband by CP2. The output signal is created by passing the baseband current signal through feedback capacitors C b , creating output voltages V OUT,P/N . Since the virtual ground conditions after the coupling capacitors and choppers convert input voltage signals to currents, the proposed design is considered to be a current-mode amplifier, as in [8] . Note that though [9] also placed the first chopper outside of the feedback loop, the amplification is achieved in the voltage domain, necessitating a complex amplifier to accommodate the large voltage swing across the third chopper.
C 4 IA Analysis: To show that the C 4 IA can amplify neural signals while enabling low-noise capacitively-coupled chopper-stabilization, this subsection analyzes the overall signal and noise transfer functions. To simplify analysis, Fig. 3(a) shows a single-ended representation of the circuit in Fig. 2 ; an equivalent block diagram is shown in 3(b). Since the choppers fall outside of the amplifier feedback, the analysis in [4] does not apply and block diagram components must be frequency-translated. For example, when a current, i = v(s)sC, is chopped at frequency f ch , the resulting signal observed at the chopping frequency band can be represented by v(s±jw 0 )(s±jw 0 )C, where '−' is for up conversion and '+' is for down conversion. The effect on capacitively coupled input signals ( Fig. 3(c) and Fig. 3(e) ) can then be effectively modeled by the block diagrams in Fig. 3(d) and Fig. 3(f) , respectively. With this in mind and typically C in C a C p,1 , the node impedance at the input of the first amplifier ( Fig. 3(b) ), Z a , is given by:
where ω in,1 is defined in Fig. 3(g) . Similar analysis applies to the calculation of Z b . To further simplify Fig. 3(b) , the transfer functions of the op-amps, A 1 (s) and A 2 (s), are modeled as having large DC gains, A 1,0 and A 2,0 , and a single dominant pole at ω 1,0 and ω 2,0 , respectively. Therefore, the block diagram in Fig. 3(b) can be simplified as depicted in Fig. 3 Fig. 3 (g) and (h), respectively. Since the first stage ( Fig. 3(f) ) operates at a higher frequency band (chopping frequency band), the low pass corner frequency of the overall system, ω lp , is determined by the bandwidth of LG 1 (s), which is dominated by the unity gain bandwidth of the first stage operational amplifier. Since the loop gains in Fig. 3 (g) and (h) are much larger than unity in the frequency of interest (< ω lp ), the closed-loop transfer functions, H CL,1 (s) and H CL,2 (s), thus can be approximated by the inverse of the feedback factor, which is given in Fig. 3 (g) and (h). The end-to-end transfer function is then given by:
where ω hp,1 and ω hp,2 are defined in Fig. 3 . Since the chopping frequency ω 0 ω hp,1 :
As indicated by (3), the high pass corner frequency is determined by ω hp,2 with a zero at the origin. The transfer function for each noise source (v n,Ra , v n,A1 , v n,Rb , v n,A2 ) referred to the input are given by: 
Since R a and R b are large white noise generating bias resistors (MOS-bipolar pseudoresistors), (4) indicates that R a contributes negligible noise, while the noise of R b is suppressed by the gain of the current-mode amplifier as shown in (6) . Equation (5) indicates that the low frequency noise component of the first-stage operational amplifier is moved out of the frequency band of interest, which is in good accordance with the function of chopping action. In addition, (5) reveals a 1/f noise for frequency below the corner frequency ω n,corner = 1/R a C in . By appropriately choosing the values of C in , R a , C b , and R b , 1/f noise can be moved out of the bandwidth of interest, i.e., ω n,corner < ω hp,2 in (3). Meanwhile, the noise of the secondstage operational amplifier is significantly suppressed since C in is much larger than C a when referred to the input as shown in (7) . Capacitors C in and C x in the proposed topology are serving to continuously modulate the signal via the chopping action of CP1 and CP2 which are operating in continuous time instead of periodically sampling and holding input voltages, thus avoiding kT/C noise [6] . Importantly, chopper CP1 is located immediately next to the virtual ground node of A 1 , and thus the parasitic switched-capacitor resistance in [4] , which ultimately creates large 1/f 2 noise when input-referred (and can only be reduced by employing very large input coupling capacitors), is shorted out and therefore significantly reduced.
C. C 4 IA Offset Analysis
The C 4 IA architecture naturally rejects electrode offset voltages, V OSe in Fig. 4(a) , due to its capacitively-coupled nature. However, the input-referred offset voltages of A 1 and A 2 , V OS1 and V OS2 , can still potentially affect the operation of the circuit and should be considered carefully.
For example, V OS1 can get amplified due to the switched capacitor resistance R in introduced by chopper CP1 and C in , as shown in Fig. 4(b) , and R in = 1/f ch C in . Note that V OS1 is isolated from A 2 by C x and thus does not affect the operation of A 2 . Similar analysis applies to V OS2 , where, as shown in Fig. 4(c) , V OS2 gets amplified at the output of A 2 due to the switched capacitor resistance R x introduced by CP2 and C x . Fortunately, the output can then also be AC-coupled so as to not affect the operation of a following circuit. The total offset voltages at outputs of A 1 and A 2 due to V OSe , V OS1 , and V OS2 , as shown in Fig. 4 , can thus be calculated by:
While AC coupling capacitors block offsets between stages, (8) shows that the offset should still be sufficiently small so as to not saturate the output of the amplifiers. Design techniques such as symmetric/common centroid layouts can suppress the output offset voltages of A 1 and A 2 to ensure appropriate DC operating points.
III. NEURAL ACQUISITION PLATFORM ARCHITECTURE
The architecture of the overall neural acquisition platform is shown in Fig. 5 . In this design, 60 C 4 IAs are each integrated with an area-efficient first-order delta-sigma ADC for digitization. Since neural signals have relatively low bandwidth, delta-sigma ADCs with first-order noise shaping can easily achieve large oversampling ratios (OSRs) of 128 or more at low-power, resulting in a much more area-efficient design than a SAR ADC (even if analog multiplexing between channels is employed). The digital outputs of the 60 channels can then be digitally multiplexed and serialized. Bias generators are implemented on chip to provide bias for all 60 channels and on-chip power-on-reset (PoR) blocks ensure the circuit enters a correct initial state at power up.
IV. CHIP FABRICATION & EXPERIMENTAL RESULTS
A die photograph of the 60 channel chip, implemented in 180nm SOI, is shown in Fig. 6 . The active electronics of each channel occupy 0.03 mm 2 , and lie directly underneath 0.1 mm × 0.1 mm electrodes implemented in top metal. The center electrode is used as a reference, while the area underneath three other central electrodes are used to implement peripheral circuitry (e.g., mux, bias generators, PoR, etc.). High-k materials coating the top-metal electrodes such as TiO 2 and PEDOT-PSS offer capacitive densities > 100 nF/mm 2 , enabling > 1 nF of C in per electrode. The C 4 IA gain is adjustable by tuning C x (Fig. 2) , implemented as a 3-bit binary weighted array, to compensate for the variation of input capacitance C in . To facilitate benchtop testing, 1 nF discrete capacitors are used to characterize the analog front-end. Unfortunately, the layout of amplifiers A 1 and A 2 were not performed as carefully as they could have been, resulting in larger input-referred offset voltages than originally expected (post-layout Monte Carlo analysis reveals offset voltages of 620 μV). Simulation and measurements with these offset voltages tend to rail the amplifier outputs, as described in Section II-C. To compensate, off-chip resistors are employed to help stabilize the loops for benchtop measurements. Simulation results reveal that offset voltages under 100 μV, easily achievable with more careful layout, would obviate the need for these resistors.
Operating from a 0.8 V supply, the proposed C 4 IA consumes 4 μW and the ADC consumes 0.8 μW. Fig. 7 shows the measured transfer function, where a gain of 56 dB is observed. It shows a band pass characteristics which is in accordance with the analysis in Section II with a high pass corner frequency of 0.6 Hz and a low pass corner of 130 Hz. Fig. 8 shows the measured input-referred noise where an input-referred noise power spectral density (PSD) of approximately 160 nV/ √ Hz is observed. Large flicker noise and/or DC offsets are observed at frequencies < ∼0.5 Hz, which is in good accordance with (5). Unfortunately, a lower than designed chopper frequency (f ch = 2 kHz) was used in the measurement to help relieve the aforementioned offset challenge. This frequency was not quite enough to amplify signals beyond the corner frequency of A 1 , and thus some 1/f noise is still observed at mid-band in Fig. 8 . However, chopping does reduce the overall magnitude of this noise by over 50×, which is sufficient to meet the needs of the present application. Importantly, in-band 1/f 2 noise was not observed anywhere, confirming that the proposed architecture addresses the issue of significant noise from input-referred switchedcapacitor resistance in [4] , in good accordance with previous analysis. Note that while the proposed topology exhibits a promising area reduction (e.g., 10× smaller), thereby enabling high-density fully-integrated capacitively monitoring of the biopentential signals, this comes as a trade-off with power efficiency factor (PEF), since A 1 must operate at a higher frequency due to chopping (with a unity gain bandwidth of 2.7 MHz). Table I summarizes the measured performance and compares the proposed design to state-of-the-art DC-and AC-coupled designs. The ADC is measured to achieve an effective number of bits of 8.5 bits when operating at an OSR of 128. The measured output power spectrum of the ADC is shown in Fig. 9 .
V. CONCLUSION
This brief presented a 4 mm 2 60-channel capacitive neural recording chip that achieves both small area and low-noise through a current-mode chopper-stabilized AFE architecture. Implemented in 180 nm, each AFE channel, consisting of a C 4 IA and a first order delta-sigma ADC, consumed 4.8 μW, and had an input-referred noise PSD of 160 nV/ √ Hz. Unlike conventional AC-coupled chopper-stabilized architectures, which necessitate large capacitors to achieve low-noise and stable operation, the proposed C 4 IA approach enables chopping with capacitive coupling in an area-efficient manner.
